HEX
Server: Apache/2.4.46 (Win64) OpenSSL/1.1.1j PHP/8.4.25
System: Windows NT DESKTOP-4TAV2RJ 10.0 build 19045 (Windows 10) AMD64
User: fred (0)
PHP: 8.4.25
Disabled: NONE
Upload Files
File: C:/Windows/System32/zh-TW/hvhostsvc.dll.mui
MZ����@���	�!�L�!This program cannot be run in DOS mode.

$5�<�q�R�q�R�q�R�e���p�R�e�P�p�R�Richq�R�PEL�!�

	h@ x�8.rdata�@@.rsrc� �@@Dcv�
T88Dcv�$��8.rdata8x.rdata$zzzdbg `.rsrc$01`/�G.rsrc$02 9C��
�B���aZeW-�"?݉��P���Dcv�X�(�@�����N����� ��8��P��h����������������������(��@��X��p���������������������0��H��`��x�������������� �8�P�h���	��
������
���(�@�X�p�������������0�H�`�x����� ��!��"��#	�$ 	�%8	�&P	�'h	�(�	�)�	�*�	�+�	�,�	�-�	�.
�/(
�@
�X
h
x
�
�
�
�
�
�
�
�
(8HXhx��������(8HXhx��������

(
8
H
X
h
x
�
�
�
�
�
�
�
�
(8HXhx��������(8H`/��0���0��<2�@4�`6v��8\�4;X��=��@��B���C��Ep�`Hh��K���N���P���R��(T2�\V��X���Y���[r�^���_���a|�dd4��fp�ib�lk"��mV��o"�r�t���v|�0y~��{��l~:���d��<�H���̇��l�J���d�������Ȕ��ȗl�4�(�\������Ģ�ԥ��T���T�,���4����������V���V�T������������0���,���������T���2� �@�`�v�������f���\�X�T������4�������MUI���ij?���LR{�P��R��f�%-l�����MUIzh-TWHV ;N_j
g�R0�p Hyper-V Hypervisor �c�ONP�Nb���N�c�O;N_j\Omi�|q}�vP%RRrRHe���xehV0PAHyper-V HypervisorHyper-V Hypervisor	gܕ Hypervisor �vnj
�0Logical ProcessorsLogical Processors�|q}-NX[(W�v��/�U�thVxe�v0
Partitions
Partitions�|q}-NX[(W�vRrR ([��d_jhV) xe�v0Total PagesTotal PagesHypervisor -N�v_U�Rz�^�2Q>eR�xe�v0Virtual ProcessorsVirtual Processors�|q}-NX[(W�v[��dU�thVxe�v0Monitored NotificationsMonitored Notifications(W Hypervisor 
N{v��v�v����wxe�v0Modern Standby EntriesModern Standby Entries�c6e�v�s�N/#��}�_}T2�eQ��wxe�v0Platform Idle TransitionsPlatform Idle Transitions
s^�S��nI��c�vxe�v0PAHypervisorStartupCostHypervisorStartupCost_U�Rz�^U�thV
N�v Hypervisor _U�R1�g0$Hyper-V Hypervisor Logical Processor$Hyper-V Hypervisor Logical Processor	gܕ��/�U�thV�vnj
�0Global TimeGlobal Time
dk��/�U�thV
N�v�(uBf��0Total Run TimeTotal Run Time)U�thV��(W�[Ԛ�T Hypervisor z_�x�v=~Bf�� (�UMO�p 100 HY�y)0PAHypervisor Run TimeHypervisor Run Time&U�thV��(W Hypervisor z_�x�v=~Bf�� (�UMO�p 100 HY�y)0Hardware Interrupts/secHardware Interrupts/sec U�thV
N�vlxԚ�c�e��s (
NS�b Hypervisor �c�e)0Context Switches/secContext Switches/secU�thV
N�v[��dU�thVgQ�[R�c��s0Inter-Processor Interrupts/secInter-Processor Interrupts/sec�P^� Hypervisor U�thV���c�e0RU�thV�v��s0PAScheduler Interrupts/secScheduler Interrupts/secU�thV
N�v Hypervisor �czhV�c�e��s0Timer Interrupts/secTimer Interrupts/secU�thV
N�v Hypervisor �BfhV�c�e��s0#Inter-Processor Interrupts Sent/sec#Inter-Processor Interrupts Sent/secU�thV�P� Hypervisor U�thV���c�e�v��s0Processor Halts/secProcessor Halts/sec
U�thV2�eQ\Pbk�rKa�v��s0Monitor Transition CostMonitor Transition CostI��c� Hypervisor �vlxԚb,g0Context Switch TimeContext Switch Time(W[��dU�thVKN��R�c@b�����v=~Bf�� (�UMO�pHY�y)0C1 Transitions/secC1 Transitions/sec*C1 Transitions/sec /f CPU 2�eQ C1 NO���n��n�rKa�v��s0	% C1 Time	% C1 Time9% C1 Time /fU�thV��(W C1 NO���n��n�rKa�vBf��~vR�k0% C1 Time /fU�thV=~��nBf���vP[Ɩ0C2 Transitions/secC2 Transitions/sec*C2 Transitions/sec /f CPU 2�eQ C2 NO���n��n�rKa�v��s0	% C2 Time	% C2 Time9% C2 Time /fU�thV��(W C2 NO���n��n�rKa�vBf��~vR�k0% C2 Time /fU�thV=~��nBf���vP[Ɩ0C3 Transitions/secC3 Transitions/sec*C3 Transitions/sec /f CPU 2�eQ C3 NO���n��n�rKa�v��s0	% C3 Time	% C3 Time9% C3 Time /fU�thV��(W C3 NO���n��n�rKa�vBf��~vR�k0% C3 Time /fU�thV=~��nBf���vP[Ɩ0	Frequency	Frequency%Processor Frequency �p�vMRU�thV�vBf� (~v,�k�2�)0% of Max Frequency% of Max Frequency&% of Maximum Frequency �p�vMRU�thV�vg'Y;��s~vR�k0Parking StatusParking StatusParking Status �Nh�U�thV/f&TЙYu0Processor State FlagsProcessor State FlagsU�thV�rKa�ejPA
Root Vp Index
Root Vp Index2�V�p���T'`�k~P}�dk��/�U�thVKN9h[��dU�thV�v"}_0'Y�e�S���v9h VP "}_g'Y<P�v<Ph�:y�l	gk~P}0Idle Sequence NumberIdle Sequence Number��n�^R_��x0Global TSC CountGlobal TSC Countdk��/�U�thV
N�v�(u TSC �xe0Active TSC CountActive TSC Count\O(u-Ng��/}Mz TSC �xe�v�xehVPAIdle AccumulationIdle Accumulation/}Mz��nBf�� (�UMO�p 100 HY�y) �v�xehVReference Cycle Count 0Reference Cycle Count 0�NU�thVM��[��s�WL��v�U���X�R�xehV0Actual Cycle Count 0Actual Cycle Count 0�NU�thV�[����s�WL��v�U���X�R�xehV0Reference Cycle Count 1Reference Cycle Count 1�NU�thVM��[��s�WL��v�U���X�R�xehV0PAActual Cycle Count 1Actual Cycle Count 1�NU�thV�[����s�WL��v�U���X�R�xehV0Proximity Domain IdProximity Domain IdLP @bl\�{ޞ�vя�c�}�WX�%R�x0"Posted Interrupt Notifications/sec"Posted Interrupt Notifications/secU�thV
N�vlQHO�c�e��w��s0'Hypervisor Branch Predictor Flushes/sec'Hypervisor Branch Predictor Flushes/secHypervisor R/e�,n�]wQ�v�cn��s0$Hypervisor L1 Data Cache Flushes/sec$Hypervisor L1 Data Cache Flushes/secHypervisor L1 nj�e�_�S�v�cn��s0.Hypervisor Immediate L1 Data Cache Flushes/sec.Hypervisor Immediate L1 Data Cache Flushes/secHypervisor �v�c L1 nj�e�_�S�v�cn��s00Hypervisor Microarchitectural Buffer Flushes/sec0Hypervisor Microarchitectural Buffer Flushes/secHypervisor �_P}�i�}]��cn�v��s0Counter Refresh Sequence NumberCounter Refresh Sequence Numberg(WHe���xehV͑�etet�v���Y�P}_gBf�^��X�v�^_�0Counter Refresh Reference TimeCounter Refresh Reference TimeHe���xehV
N!k͑�etetBf�v�S�Bf��0Idle Accumulation SnapshotIdle Accumulation Snapshot'/}Mz��nBf�� (�N 100 HY�y�p�UMO) �v�xehV0He���xehV͑�etetBf�f�e0Active Tsc Count SnapshotActive Tsc Count Snapshot\O(ug��/}Mz TSC �xe�v�xehV0He���xehV͑�etetBf�f�e0$HWP Request MSR Context Switches/sec$HWP Request MSR Context Switches/sec#Hypervisor HWP_REQUEST MSR �vgQ�eR�c��s0PAGuest Run TimeGuest Run TimeU�thV��(W�[Ԛz_�x�v=~Bf�� (�UMO�p 100 HY�y)0	Idle Time	Idle TimeU�thVU��e��n�rKa�v=~Bf�� (�UMO�p 100 HY�y)0% Total Run Time% Total Run TimeU�thV��(W�[Ԛ�T Hypervisor z_�x�vBf��~vR�k0% Hypervisor Run Time% Hypervisor Run TimeU�thV��(W Hypervisor z_�x�vBf��~vR�k0% Guest Run Time% Guest Run TimeU�thV��(W�[Ԛz_�x�vBf��~vR�k0% Idle Time% Idle TimeU�thVU��e��n�rKa�vBf��~vR�k0Total Interrupts/secTotal Interrupts/seclxԚ� Hypervisor �c�e�v�k�y��s0!Hyper-V Hypervisor Root Partition!Hyper-V Hypervisor Root Partition[��d_jhV�vnj
�PAVirtual ProcessorsVirtual Processors�x�xRrR-NX[(W�v[��dU�thVxe�v0Virtual TLB PagesVirtual TLB PagesRrRKN[��d TLB O(u�vR�xe�v0Address SpacesAddress SpacesRrRKN[��d TLB -N�vMO@Wzz��xe�v0Deposited PagesDeposited Pages
2Q>e0R�x�xRrR�vR�xe�v0	GPA Pages	GPA PagesRrRKN GPA zz��-NX[(W�vR�xe�v (0 �Nh��/f9hRrR)0GPA Space Modifications/secGPA Space Modifications/secRrRKN GPA zz���v�O9e��s0Virtual TLB Flush Entires/secVirtual TLB Flush Entires/secteP[��d TLB �v�cn��s0Recommended Virtual TLB SizeRecommended Virtual TLB Size�^p�[��d TLB 2Q>e�vR�xe�v0PA4K GPA pages4K GPA pagesRrRKN GPA zz��-NX[(W�v 4K R�xe�v02M GPA pages2M GPA pagesRrRKN GPA zz��-NX[(W�v 2M R�xe�v01G GPA pages1G GPA pagesRrRKN GPA zz��-NX[(W�v 1G R�xe�v0512G GPA pages512G GPA pagesRrRKN GPA zz��-NX[(W�v 512G R�xe�v04K device pages4K device pagesX[(W�eRrRKN݈nzz��-N�v 4K R�xe�v02M device pages2M device pagesX[(W�eRrRKN݈nzz��-N�v 2M R�xe�v01G device pages1G device pagesX[(W�eRrRKN݈nzz��-N�v 1G R�xe�v0512G device pages512G device pagesX[(W�eRrRKN݈nzz��-N�v 512G R�xe�v0Attached DevicesAttached Devices
#�P}�x�xRrR�v݈nxe�v0Device Interrupt MappingsDevice Interrupt MappingsRrRO(u�v݈n�c�e
\�axe�v0I/O TLB Flushes/secI/O TLB Flushes/sec�cnRrRKN I/O TLB �v��s0I/O TLB Flushes BaseI/O TLB Flushes Base�cnRrRKN I/O TLB �v=~xe0PAI/O TLB Flush CostI/O TLB Flush CostU�t I/O TLB �cn�vs^GWBf�� (�UMO�pHY�y)0Device Interrupt ErrorsDevice Interrupt Errorsc>mf}r�RrRKN@b	g݈n@b"uu�v^��l�c�e��Bl�vcj0Device DMA ErrorsDevice DMA Errorsc>mf}r�RrRKN@b	g݈n@b"uu�v^��l DMA ��Bl�vcj0 Device Interrupt Throttle Events Device Interrupt Throttle Events%�V�p݈n"uu*YY�c�e��fBfݑ
\�O�c>mf}r�RrRKN݈n�v�c�e2�L��{Am�v!kxe0PASkipped Timer TicksSkipped Timer Ticksݑ
\r��x�xRrReuN��v�BfhV�c�exe�v0Partition IdPartition Id�x�xRrR�v Hypervisor �x�xRrRX�%R�xNested TLB SizeNested TLB Sizeݑ
\�]�r TLB 2Q>e�vR�xe�v0Recommended Nested TLB SizeRecommended Nested TLB Sizeݑ
\�]�r TLB �^p�2Q>e�vR�xe�v0Nested TLB Free List SizeNested TLB Free List Size�]�r TLB -N�v�S(uR�xe�v0Nested TLB Trimmed Pages/secNested TLB Trimmed Pages/sec�_�]�r TLB �OjRR��v��s0Pages Shattered/secPages Shattered/sec�k
d�v�b��k�sPages Recombined/secPages Recombined/sec	͑�eTuO�v�b��k�s)Hyper-V Hypervisor Root Virtual Processor)Hyper-V Hypervisor Root Virtual Processor[��dU�thV�vnj
�Total Run TimeTotal Run Time+[��dU�thV��(W�[Ԛ�T Hypervisor z_�x�v=~Bf�� (�UMO�p 100 HY�y)0Hypervisor Run TimeHypervisor Run Time([��dU�thV��(W Hypervisor z_�x�v=~Bf�� (�UMO�p 100 HY�y)0Remote Node Run TimeRemote Node Run Time�WL�`��z�{ޞ�vBf�� (�UMO�p 100 HY�y)0Normalized Run TimeNormalized Run Time9�[Ԛ� Hypervisor z_�x-N�v[��dU�thV@b���v=~Bf�� (�]ck��S�p\�\;��s) (�UMO�p 100 HY�y)0Hypercalls/secHypercalls/sec[��dU�thV
N�[Ԛz_�x"uu�v Hypercall ��s0Hypercalls BaseHypercalls Base[��dU�thV
N�[Ԛz_�x2�L��v Hypercall =~xe0Hypercalls CostHypercalls CostU�t Hypercall �vs^GWBf�� (�UMO�pHY�y)0Page Invalidations/secPage Invalidations/sec[��dU�thV
N�[Ԛz_�x�WL� INVLPG c�N�v��s0Page Invalidations BasePage Invalidations Base[��dU�thV
N�[Ԛz_�x�WL��v INVLPG c�N=~xe0Page Invalidations CostPage Invalidations CostU�t INVLPG c�N�vs^GWBf�� (�UMO�pHY�y)0Control Register Accesses/secControl Register Accesses/sec[��dU�thV
N�[Ԛz_�x�v�c6R�fX[hVX[�S��s0Control Register Accesses BaseControl Register Accesses Base[��dU�thV
N�[Ԛz_�x�v�c6R�fX[hVX[�S=~xe0Control Register Accesses CostControl Register Accesses CostU�t�c6R�fX[hVX[�S�vs^GWBf�� (�UMO�pHY�y)0IO Instructions/secIO Instructions/sec[��dU�thV
N�[Ԛz_�x�WL� IO c�N�v��s0IO Instructions BaseIO Instructions Base[��dU�thV
N�[Ԛz_�x�WL��v IO c�N=~xe0PAIO Instructions CostIO Instructions CostU�t IO c�N�vs^GWBf�� (�UMO�pHY�y)0HLT Instructions/secHLT Instructions/sec[��dU�thV
N�[Ԛz_�x�WL� HLT c�N�v��s0HLT Instructions BaseHLT Instructions Base[��dU�thV
N�[Ԛz_�x�WL��v HLT c�N=~xe0HLT Instructions CostHLT Instructions CostU�t HLT c�N�vs^GWBf�� (�UMO�pHY�y)0PAMWAIT Instructions/secMWAIT Instructions/sec[��dU�thV
N�[Ԛz_�x�WL� MWAIT c�N�v��s0MWAIT Instructions BaseMWAIT Instructions Base[��dU�thV
N�[Ԛz_�x�WL��v MWAIT c�N=~xe0MWAIT Instructions CostMWAIT Instructions CostU�t MWAIT c�N�vs^GWBf�� (�UMO�pHY�y)0CPUID Instructions/secCPUID Instructions/sec[��dU�thV
N�[Ԛz_�x�WL� CPUID c�N�v��s0PACPUID Instructions BaseCPUID Instructions Base[��dU�thV
N�[Ԛz_�x�WL��v CPUID c�N=~xe0CPUID Instructions CostCPUID Instructions CostU�t CPUID c�N�vs^GWBf�� (�UMO�pHY�y)0MSR Accesses/secMSR Accesses/sec[��dU�thV
N�[Ԛz_�x�WL� MSR c�N�v��s0MSR Accesses BaseMSR Accesses Base[��dU�thV
N�[Ԛz_�x�WL��v MSR c�N=~xe0PAMSR Accesses CostMSR Accesses CostU�t MSR c�N�vs^GWBf�� (�UMO�pHY�y)0Other Intercepts/secOther Intercepts/sec[��dU�thV
N�[Ԛz_�x��|vvQ�Ne*b�v��s0Other Intercepts BaseOther Intercepts Base[��dU�thV
N�[Ԛz_�x��|v�vvQ�Ne*b=~xe0Other Intercepts CostOther Intercepts CostU�tvQ�Ne*b�vs^GWBf�� (�UMO�pHY�y)0PAExternal Interrupts/secExternal Interrupts/sec%(W[��dU�thV
N�WL��[Ԛz_�xBf�Hypervisor 6e0RY��c�e�v��s0External Interrupts BaseExternal Interrupts Base%(W[��dU�thV
N�WL��[Ԛz_�xBf�Hypervisor 6e0R�vY��c�e=~xe0External Interrupts CostExternal Interrupts CostU�tY��c�e�vs^GWBf�� (�UMO�pHY�y)0Pending Interrupts/secPending Interrupts/sec'�V[��dU�thV
N�[Ԛz_�x �bKN�]\O*QHQ��^ (TPR) M�NO�_|ve*b�v��s0PAPending Interrupts BasePending Interrupts Base'�V[��dU�thV
N�[Ԛz_�x �bKN�]\O*QHQ��^ (TPR) M�NO�_|v�ve*b=~xe0Pending Interrupts CostPending Interrupts CostU�t�dn�c�ee*b�vs^GWBf�� (�UMO�pHY�y)0Emulated Instructions/secEmulated Instructions/sec(W[��dU�thV
N�WL��[Ԛz_�xBf�!j�dc�N�v��s0Emulated Instructions BaseEmulated Instructions Base(W[��dU�thV
N�WL��[Ԛz_�xBf�v!j�dc�N=~xe0Emulated Instructions CostEmulated Instructions Cost!j�dc�N�vs^GWBf�� (�UMO�pHY�y)0Debug Register Accesses/secDebug Register Accesses/sec[��dU�thV
N�[Ԛz_�x�vuP/��fX[hVX[�S��s0Debug Register Accesses BaseDebug Register Accesses Base[��dU�thV
N�[Ԛz_�x�vuP/��fX[hVX[�S=~xe0Debug Register Accesses CostDebug Register Accesses CostU�tuP/��fX[hVX[�S�vs^GWBf�� (�UMO�pHY�y)0PAPage Fault Intercepts/secPage Fault Intercepts/sec)(W[��dU�thV
N�WL��[Ԛz_�xBf�Hypervisor e*bR�/����OY�r�l�v��s0Page Fault Intercepts BasePage Fault Intercepts Base)(W[��dU�thV
N�WL��[Ԛz_�xBf�Hypervisor e*b�vR�/����OY�r�l=~xe0Page Fault Intercepts CostPage Fault Intercepts CostU�tR�/���e*b�vs^GWBf�� (�UMO�pHY�y)0NMI Interrupts/secNMI Interrupts/sec'(W[��dU�thV
N�WL��[Ԛz_�xBf�hypervisor 6e0R�v^�n�i_�c�e��s0PANMI Interrupts BaseNMI Interrupts Base'(W[��dU�thV
N�WL��[Ԛz_�xBf�hypervisor 6e0R�v^�n�i_�c�e=~xe0NMI Interrupts CostNMI Interrupts CostU�t^�n�i_�c�e@b���vs^GWBf�� (�UMO�pHY�y)0Guest Page Table Maps/secGuest Page Table Maps/sec�[ԚR�h�R��v
\�a�d\O��s0Large Page TLB Fills/secLarge Page TLB Fills/sec'Y�WR��v[��d TLB z�o��s0PASmall Page TLB Fills/secSmall Page TLB Fills/sec4K R��v[��d TLB z�o��s0Reflected Guest Page Faults/secReflected Guest Page Faults/sec\R�/����OY�r�l�P^�f}�[Ԛ�v��s0APIC MMIO Accesses/secAPIC MMIO Accesses/sec[��dU�thV
N�[Ԛz_�x�v APIC MMIO �fX[hVX[�S��s0IO Intercept Messages/secIO Intercept Messages/sec\ IO e*b
�o`�P�f}6rRrR�v��s0Memory Intercept Messages/secMemory Intercept Messages/sec\��aԚe*b
�o`�P�f}6rRrR�v��s0APIC EOI Accesses/secAPIC EOI Accesses/sec[��dU�thV
N�[Ԛz_�x�v APIC EOI �fX[hV�[eQ��s0Other Messages/secOther Messages/sec\vQ�Ne*b
�o`�P�f}6rRrR�v��s0Page Table Allocations/secPage Table Allocations/sec[��d TLB -NR�h�M�n�v��s0 Logical Processor Migrations/sec Logical Processor Migrations/sec[��dU�thV0RvQ�N��/�U�thV�v�yI���s0Address Space Evictions/secAddress Space Evictions/sec[��d TLB -NMO@Wzz��6e�V�v��s0Address Space Switches/secAddress Space Switches/sec[��dU�thV
N�[Ԛz_�x�vMO@Wzz��R�c��s0Address Domain Flushes/secAddress Domain Flushes/sec[��dU�thV
N�[Ԛz_�xf�x�cn[��d TLB �v��s0Address Space Flushes/secAddress Space Flushes/sec[��dU�thV
N�[Ԛz_�xf�x�cn�gNMO@Wzz���v��s0Global GVA Range Flushes/secGlobal GVA Range Flushes/sec"[��dU�thV
N�[Ԛz_�xf�x�cn@b	gMO@Wzz��-N�gN[��dMO@W�{
W�v��s0Local Flushed GVA Ranges/secLocal Flushed GVA Ranges/sec"[��dU�thV
N�[Ԛz_�xf�x�cn�gNMO@Wzz��-N�gN[��dMO@W�{
W�v��s0Page Table Evictions/secPage Table Evictions/sec[��d TLB -NR�h�6e�V�v��s0Page Table Reclamations/secPage Table Reclamations/sec[��d TLB -N*g�SgqR�h��v�V6e��s0Page Table Resets/secPage Table Resets/sec[��d TLB -NR�h��v͑-���s0Page Table Validations/secPage Table Validations/sec[��d TLB -N�yd�N�Bf��v�vR�h�W�I���s0APIC TPR Accesses/secAPIC TPR Accesses/sec[��dU�thV
N�[Ԛz_�x�v APIC TPR X[�S��s0PAPage Table Write Intercepts/secPage Table Write Intercepts/sec[��dU�thV
N�[Ԛz_�x�v�[ԚR�h��[eQe*b��s0Synthetic Interrupts/secSynthetic Interrupts/sec\�}T�c�e�P^�0R[��dU�thV�v��s0Virtual Interrupts/secVirtual Interrupts/sec\�c�e (S+T�}T�c�e) �P^�0R[��dU�thV�v��s0APIC IPIs Sent/secAPIC IPIs Sent/sec"[��dU�thV�P� APIC U�thV���c�e (S+T�P�f}��]) �v��s0APIC Self IPIs Sent/secAPIC Self IPIs Sent/sec[��dU�thV�P� APIC �c�ef}��]�v��s0GPA Space Hypercalls/secGPA Space Hypercalls/sec$[��dU�thV
N�[Ԛz_�x2�L��[Ԛ�[ԚMO@Wzz�� Hypercall �v��s0 Logical Processor Hypercalls/sec Logical Processor Hypercalls/sec![��dU�thV
N�[Ԛz_�x2�L���/�U�thV Hypercall �v��s0Long Spin Wait Hypercalls/secLong Spin Wait Hypercalls/sec"[��dU�thV
N�[Ԛz_�x2�L�w�gzzI�I{�_ Hypercall �v��s0PAOther Hypercalls/secOther Hypercalls/sec[��dU�thV
N�[Ԛz_�x2�L�vQ�N Hypercall �v��s0"Synthetic Interrupt Hypercalls/sec"Synthetic Interrupt Hypercalls/sec [��dU�thV
N�[Ԛz_�x2�L��}T�c�e Hypercall �v��s0 Virtual Interrupt Hypercalls/sec Virtual Interrupt Hypercalls/sec [��dU�thV
N�[Ԛz_�x2�L�[��d�c�e Hypercall �v��s0Virtual MMU Hypercalls/secVirtual MMU Hypercalls/sec"[��dU�thV
N�[Ԛz_�x2�L�[��d MMU Hypercall �v��s0 Virtual Processor Hypercalls/sec Virtual Processor Hypercalls/sec![��dU�thV
N�[Ԛz_�x2�L�[��dU�thV Hypercall �v��s0Hardware Interrupts/secHardware Interrupts/sec�O�[��dU�thV
N#�P}݈n�vlxԚ�c�e��s0 Nested Page Fault Intercepts/sec Nested Page Fault Intercepts/sec&�WL��[Ԛ[��dU�thVBf�Hypervisor e*b�]�rR�/����OY�r�l�v��s0!Nested Page Fault Intercepts Base!Nested Page Fault Intercepts Base$�WL�[��dU�thVBf�Hypervisor e*b�v�]�rR�/����OY�r�l=~xe0PA!Nested Page Fault Intercepts Cost!Nested Page Fault Intercepts CostU�t�]�rR�/���e*b�vs^GWBf�� (�UMO�pHY�y)0Page Scans/secPage Scans/sec�b��c�c�v��s Logical Processor Dispatches/sec Logical Processor Dispatches/sec\dk[��dU�thVR>m󁏐/�U�thV�v��s0!Logical Processor Dispatches Base!Logical Processor Dispatches Base\dk[��dU�thVR>m󁏐/�U�thV�v=~!kxe0CPU Wait Time Per DispatchCPU Wait Time Per DispatchI{P�|q}\[��dU�thVR>m󁏐/�U�thV�vs^GWBf�� (HY�y)0Extended Hypercalls/secExtended Hypercalls/sec[��dU�thV
N�[Ԛz_�x2�L��v�^8O Hypercall xe�v0)Extended Hypercall Intercept Messages/sec)Extended Hypercall Intercept Messages/sec\�^8O Hypercall e*b
�o`�P�f}6rRrR�v��s0#MBEC Nested Page Table Switches/sec#MBEC Nested Page Table Switches/sec3�WL��[Ԛ[��dU�thVBf��]�rR�h�ݑ
\!j_�W�WL� (1u Hypervisor @bw��Y) 2�L�R�c�v��s0$Other Reflected Guest Exceptions/sec$Other Reflected Guest Exceptions/sec�P�^�R�/����OY�r�lf}�[6b�v��s0Global I/O TLB Flushes/secGlobal I/O TLB Flushes/sec[��dU�thV�cn@b	g PASID KN I/O TLB �v��s0Global I/O TLB Flushes BaseGlobal I/O TLB Flushes Base[��dU�thV�cn@b	g PASID KN I/O TLB �v=~xe0Global I/O TLB Flush CostGlobal I/O TLB Flush CosthQ�W I/O TLB �cn�vs^GWBf�� (�UMO�_HY�y)0PALocal I/O TLB Flushes/secLocal I/O TLB Flushes/sec[��dU�thV�cn�UN PASID KN I/O TLB �v��s0Local I/O TLB Flushes BaseLocal I/O TLB Flushes Base[��dU�thV�cn�UN PASID KN I/O TLB �v=~xe0Local I/O TLB Flush CostLocal I/O TLB Flush CostU�t,g_j I/O TLB �cn�vs^GWBf�� (�UMO�pHY�y)0Hypercalls Forwarded/secHypercalls Forwarded/sec'I�� Hypercall 0R[��dU�thV
NKN�]�r Hypervisor �v��s0Hypercalls Forwarded BaseHypercalls Forwarded Base'I��0R[��dU�thV
NKN�]�r Hypervisor �v Hypercall =~xe0Hypercalls Forwarding CostHypercalls Forwarding CostI�� Hypercall @b���vs^GWBf�� (�UMO�pHY�y)0 Page Invalidations Forwarded/sec Page Invalidations Forwarded/sec&I�� INVLPG c�N0R[��dU�thV
NKN�]�r Hypervisor �v��s0!Page Invalidations Forwarded Base!Page Invalidations Forwarded Base&I��0R[��dU�thV
NKN�]�r Hypervisor �v INVLPG c�N=~xe0"Page Invalidations Forwarding Cost"Page Invalidations Forwarding CostI�� INVLPG c�N@b���vs^GWBf�� (�UMO�pHY�y)0'Control Register Accesses Forwarded/sec'Control Register Accesses Forwarded/sec#I���c6R�fX[hVX[�S0R[��dU�thV
NKN�]�r Hypervisor �v��s0(Control Register Accesses Forwarded Base(Control Register Accesses Forwarded Base#I��0R[��dU�thV
NKN�]�r Hypervisor �v�c6R�fX[hVX[�S=~xe0)Control Register Accesses Forwarding Cost)Control Register Accesses Forwarding CostI���c6R�fX[hVX[�S@b���vs^GWBf�� (�UMO�pHY�y) 0IO Instructions Forwarded/secIO Instructions Forwarded/sec"I�� IO c�N0R[��dU�thV
NKN�]�r Hypervisor �v��s0IO Instructions Forwarded BaseIO Instructions Forwarded Base"I��0R[��dU�thV
NKN�]�r Hypervisor �v IO c�N=~xe0IO Instructions Forwarding CostIO Instructions Forwarding CostI�� IO c�N@b���vs^GWBf�� (�UMO�pHY�y)0HLT Instructions Forwarded/secHLT Instructions Forwarded/sec#I�� HLT c�N0R[��dU�thV
NKN�]�r Hypervisor �v��s0PAHLT Instructions Forwarded BaseHLT Instructions Forwarded Base#I��0R[��dU�thV
NKN�]�r Hypervisor �v HLT c�N=~xe0 HLT Instructions Forwarding Cost HLT Instructions Forwarding CostI�� HLT c�N@b���vs^GWBf�� (�UMO�pHY�y)0 MWAIT Instructions Forwarded/sec MWAIT Instructions Forwarded/sec%I�� MWAIT c�N0R[��dU�thV
NKN�]�r Hypervisor �v��s0!MWAIT Instructions Forwarded Base!MWAIT Instructions Forwarded Base%I��0R[��dU�thV
NKN�]�r Hypervisor �v MWAIT c�N=~xe0"MWAIT Instructions Forwarding Cost"MWAIT Instructions Forwarding CostI�� MWAIT c�N@b���vs^GWBf�� (�UMO�pHY�y)0 CPUID Instructions Forwarded/sec CPUID Instructions Forwarded/sec%I�� CPUID c�N0R[��dU�thV
NKN�]�r Hypervisor �v��s0!CPUID Instructions Forwarded Base!CPUID Instructions Forwarded Base%I��0R[��dU�thV
NKN�]�r Hypervisor �v CPUID c�N=~xe0"CPUID Instructions Forwarding Cost"CPUID Instructions Forwarding CostI�� CPUID c�N@b���vs^GWBf�� (�UMO�pHY�y)0MSR Accesses Forwarded/secMSR Accesses Forwarded/sec#I�� MSR c�N0R[��dU�thV
NKN�]�r Hypervisor �v��s0MSR Accesses Forwarded BaseMSR Accesses Forwarded Base#I��0R[��dU�thV
NKN�]�r Hypervisor �v MSR c�N=~xe0MSR Accesses Forwarding CostMSR Accesses Forwarding CostI�� MSR c�N@b���vs^GWBf�� (�UMO�pHY�y)0Other Intercepts Forwarded/secOther Intercepts Forwarded/sec I��vQ�Ne*b0R[��dU�thV
NKN�]�r Hypervisor �v��s0PAOther Intercepts Forwarded BaseOther Intercepts Forwarded Base I��0R[��dU�thV
NKN�]�r Hypervisor �vvQ�Ne*b=~xe0 Other Intercepts Forwarding Cost Other Intercepts Forwarding CostI��vQ�Ne*b@b���vs^GWBf�� (�UMO�pHY�y)0!External Interrupts Forwarded/sec!External Interrupts Forwarded/sec I��Y��c�e0R[��dU�thV
NKN�]�r Hypervisor �v��s0"External Interrupts Forwarded Base"External Interrupts Forwarded Base I��0R[��dU�thV
NKN�]�r Hypervisor �vY��c�e=~xe0#External Interrupts Forwarding Cost#External Interrupts Forwarding CostI��Y��c�e@b���vs^GWBf�� (�UMO�pHY�y)0 Pending Interrupts Forwarded/sec Pending Interrupts Forwarded/sec01u�e�]\O*QHQ��^ (TPR) M�NO�I��e*b0R[��dU�thV
NKN�]�r Hypervisor �v��s0!Pending Interrupts Forwarded Base!Pending Interrupts Forwarded Base01u�e�]\O*QHQ��^ (TPR) M�NO�I��0R[��dU�thV
NKN�]�r Hypervisor �ve*b=~xe0"Pending Interrupts Forwarding Cost"Pending Interrupts Forwarding CostI���dn-N�c�ee*b@b���vs^GWBf�� (�UMO�pHY�y)0PA#Emulated Instructions Forwarded/sec#Emulated Instructions Forwarded/sec I��!j�dc�N0R[��dU�thV
NKN�]�r Hypervisor �v��s0$Emulated Instructions Forwarded Base$Emulated Instructions Forwarded Base I��0R[��dU�thV
NKN�]�r Hypervisor �v!j�dc�N=~xe0%Emulated Instructions Forwarding Cost%Emulated Instructions Forwarding CostI��!j�dc�N@b���vs^GWBf�� (�UMO�pHY�y)0%Debug Register Accesses Forwarded/sec%Debug Register Accesses Forwarded/sec#I��uP/��fX[hVX[�S0R[��dU�thV
NKN�]�r Hypervisor �v��s0PA&Debug Register Accesses Forwarded Base&Debug Register Accesses Forwarded Base#I��0R[��dU�thV
NKN�]�r Hypervisor �vuP/��fX[hVX[�S=~xe0'Debug Register Accesses Forwarding Cost'Debug Register Accesses Forwarding CostI��uP/��fX[hVX[�S@b���vs^GWBf�� (�UMO�pHY�y) 0#Page Fault Intercepts Forwarded/sec#Page Fault Intercepts Forwarded/sec-(W[��dU�thV
N�WL��[Ԛz_�xBf�I��R�/����OY�r�l0R�]�r Hypervisor �v��s0$Page Fault Intercepts Forwarded Base$Page Fault Intercepts Forwarded Base$I��0R[��dU�thV
NKN�]�r Hypervisor �vR�/����OY�r�l=~xe0%Page Fault Intercepts Forwarding Cost%Page Fault Intercepts Forwarding CostI��R�/���e*b@b���vs^GWBf�� (�UMO�pHY�y) 0 VMCLEAR Emulation Intercepts/sec VMCLEAR Emulation Intercepts/sec!(W[��dU�thV
N�WL��[Ԛz_�xBf�!j�d VMCLEAR c�N�v��s0!VMCLEAR Emulation Intercepts Base!VMCLEAR Emulation Intercepts Base(W[��dU�thV
N!j�d�v VMCLEAR c�N=~xe0"VMCLEAR Instruction Emulation Cost"VMCLEAR Instruction Emulation Cost!j�d VMCLEAR c�N@b���vs^GWBf�� (�UMO�pHY�y)0PA VMPTRLD Emulation Intercepts/sec VMPTRLD Emulation Intercepts/sec!(W[��dU�thV
N�WL��[Ԛz_�xBf�!j�d VMPTRLD c�N�v��s0!VMPTRLD Emulation Intercepts Base!VMPTRLD Emulation Intercepts Base(W[��dU�thV
N!j�d�v VMPTRLD c�N=~xe0"VMPTRLD Instruction Emulation Cost"VMPTRLD Instruction Emulation Cost!j�d VMPTRLD c�N@b���vs^GWBf�� (�UMO�pHY�y)0 VMPTRST Emulation Intercepts/sec VMPTRST Emulation Intercepts/sec!(W[��dU�thV
N�WL��[Ԛz_�xBf�!j�d VMPTRST c�N�v��s0PA!VMPTRST Emulation Intercepts Base!VMPTRST Emulation Intercepts Base(W[��dU�thV
N!j�d�v VMPTRST c�N=~xe0"VMPTRST Instruction Emulation Cost"VMPTRST Instruction Emulation Cost!j�d VMPTRST c�N@b���vs^GWBf�� (�UMO�pHY�y)0VMREAD Emulation Intercepts/secVMREAD Emulation Intercepts/sec (W[��dU�thV
N�WL��[Ԛz_�xBf�!j�d VMREAD c�N�v��s0 VMREAD Emulation Intercepts Base VMREAD Emulation Intercepts Base(W[��dU�thV
N!j�d�v VMREAD c�N=~xe0!VMREAD Instruction Emulation Cost!VMREAD Instruction Emulation Cost!j�d VMREAD c�N@b���vs^GWBf�� (�UMO�pHY�y)0 VMWRITE Emulation Intercepts/sec VMWRITE Emulation Intercepts/sec!(W[��dU�thV
N�WL��[Ԛz_�xBf�!j�d VMWRITE c�N�v��s0!VMWRITE Emulation Intercepts Base!VMWRITE Emulation Intercepts Base(W[��dU�thV
N!j�d�v VMWRITE c�N=~xe0"VMWRITE Instruction Emulation Cost"VMWRITE Instruction Emulation Cost!j�d VMWRITE c�N@b���vs^GWBf�� (�UMO�pHY�y)0VMXOFF Emulation Intercepts/secVMXOFF Emulation Intercepts/sec (W[��dU�thV
N�WL��[Ԛz_�xBf�!j�d VMXOFF c�N�v��s0 VMXOFF Emulation Intercepts Base VMXOFF Emulation Intercepts Base(W[��dU�thV
N!j�d�v VMXOFF c�N=~xe0!VMXOFF Instruction Emulation Cost!VMXOFF Instruction Emulation Cost!j�d VMXOFF c�N@b���vs^GWBf�� (�UMO�pHY�y)0VMXON Emulation Intercepts/secVMXON Emulation Intercepts/sec(W[��dU�thV
N�WL��[Ԛz_�xBf�!j�d VMXON c�N�v��s0VMXON Emulation Intercepts BaseVMXON Emulation Intercepts Base(W[��dU�thV
N!j�d�v VMXON c�N=~xe0 VMXON Instruction Emulation Cost VMXON Instruction Emulation Cost!j�d VMXON c�N@b���vs^GWBf�� (�UMO�pHY�y)0Nested VM Entries/secNested VM Entries/sec(W[��dU�thV
N�WL��[Ԛz_�xBf��]�r VM ��v�v��s0Nested VM Entries BaseNested VM Entries Base[��dU�thV
N�v�]�r VM ��v=~xe0PANested VM Entries CostNested VM Entries CostU�t�]�r VM ��v@b���vs^GWBf�� (�UMO�pHY�y)0 Nested SLAT Soft Page Faults/sec Nested SLAT Soft Page Faults/sec(W[��dU�thV
N�WL��[Ԛz_�xBf�SLAT ߎ'`R�/����v��s0!Nested SLAT Soft Page Faults Base!Nested SLAT Soft Page Faults Base[��dU�thV
N�v�]�r SLAT ߎ'`R�/���=~xe0!Nested SLAT Soft Page Faults Cost!Nested SLAT Soft Page Faults Cost U�t�]�r SLAT ߎ'`R�/���@b���vs^GWBf�� (�UMO�pHY�y)0PA Nested SLAT Hard Page Faults/sec Nested SLAT Hard Page Faults/sec(W[��dU�thV
N�WL��[Ԛz_�xBf�SLAT lx'`R�/����v��s0!Nested SLAT Hard Page Faults Base!Nested SLAT Hard Page Faults Base[��dU�thV
N�v�]�r SLAT lx'`R�/���=~xe0!Nested SLAT Hard Page Faults Cost!Nested SLAT Hard Page Faults Cost U�t�]�r SLAT lx'`R�/���@b���vs^GWBf�� (�UMO�pHY�y)0+InvEpt All Context Emulation Intercepts/sec+InvEpt All Context Emulation Intercepts/sec)(W[��dU�thV
N�WL��[Ԛz_�xBf�InvEpt All Context c�N�v��s0,InvEpt All Context Emulation Intercepts Base,InvEpt All Context Emulation Intercepts Base#(W[��dU�thV
N!j�d�v InvEpt All Context c�N=~xe0-InvEpt All Context Instruction Emulation Cost-InvEpt All Context Instruction Emulation Cost(!j�d InvEpt All Context e*b@b���vs^GWBf�� (�UMO�pHY�y)0.InvEpt Single Context Emulation Intercepts/sec.InvEpt Single Context Emulation Intercepts/sec,(W[��dU�thV
N�WL��[Ԛz_�xBf�InvEpt Single Context c�N�v��s0/InvEpt Single Context Emulation Intercepts Base/InvEpt Single Context Emulation Intercepts Base&(W[��dU�thV
N!j�d�v InvEpt Single Context c�N=~xe0PA0InvEpt Single Context Instruction Emulation Cost0InvEpt Single Context Instruction Emulation Cost+!j�d InvEpt Single Context e*b@b���vs^GWBf�� (�UMO�pHY�y)0,InvVpid All Context Emulation Intercepts/sec,InvVpid All Context Emulation Intercepts/sec*(W[��dU�thV
N�WL��[Ԛz_�xBf�InvVpid All Context c�N�v��s0-InvVpid All Context Emulation Intercepts Base-InvVpid All Context Emulation Intercepts Base$(W[��dU�thV
N!j�d�v InvVpid All Context c�N=~xe0.InvVpid All Context Instruction Emulation Cost.InvVpid All Context Instruction Emulation Cost)!j�d InvVpid All Context e*b@b���vs^GWBf�� (�UMO�pHY�y)0/InvVpid Single Context Emulation Intercepts/sec/InvVpid Single Context Emulation Intercepts/sec-(W[��dU�thV
N�WL��[Ԛz_�xBf�InvVpid Single Context c�N�v��s00InvVpid Single Context Emulation Intercepts Base0InvVpid Single Context Emulation Intercepts Base'(W[��dU�thV
N!j�d�v InvVpid Single Context c�N=~xe01InvVpid Single Context Instruction Emulation Cost1InvVpid Single Context Instruction Emulation Cost,!j�d InvVpid Single Context e*b@b���vs^GWBf�� (�UMO�pHY�y)0/InvVpid Single Address Emulation Intercepts/sec/InvVpid Single Address Emulation Intercepts/sec-(W[��dU�thV
N�WL��[Ԛz_�xBf�InvVpid Single Address c�N�v��s0PA0InvVpid Single Address Emulation Intercepts Base0InvVpid Single Address Emulation Intercepts Base'(W[��dU�thV
N!j�d�v InvVpid Single Address c�N=~xe01InvVpid Single Address Instruction Emulation Cost1InvVpid Single Address Instruction Emulation Cost,!j�d InvVpid Single Address e*b@b���vs^GWBf�� (�UMO�pHY�y)0&Nested TLB Page Table Reclamations/sec&Nested TLB Page Table Reclamations/sec�]�r TLB -N*g#�P}KNR�h��v�V6e��s0#Nested TLB Page Table Evictions/sec#Nested TLB Page Table Evictions/sec�]�r TLB -NR�h��d�Q�v��s0PA+Flush Physical Address Space Hypercalls/sec+Flush Physical Address Space Hypercalls/sec1[��dU�thV
N�v�[Ԛ Hypervisor 2�L�0�cn�[Ԛ�[ԚMO@Wzz�� Hypercall
0�v��s0*Flush Physical Address List Hypercalls/sec*Flush Physical Address List Hypercalls/sec1[��dU�thV
N�v�[Ԛ Hypervisor 2�L�0�cn�[Ԛ�[ԚMO@Wn�U Hypercall
0�v��s0"Posted Interrupt Notifications/sec"Posted Interrupt Notifications/sec[��dU�thV
N�vlQHO�c�e��w��s0Posted Interrupt Scans/secPosted Interrupt Scans/sec[��dU�thV
N�vlQHO�c�e�c�c�s0PATotal Core Run TimeTotal Core Run TimeDSMT _U(uKN�[Ԛ�v�[Ԛ�T Hypervisor z_�x-N��vT[��d8h�_gQ1u�NUO[��dU�thV@b�����vBf��=~� (�N 100 HY�y�p�UMO)0Guest Idle TimeGuest Idle Time�[ԚU��e��n�rKa�vBf��=~� (�N 100 HY�y�p�UMO)0Guest Run TimeGuest Run Time[��dU�thV��(W�[Ԛz_�x�v=~Bf�� (�UMO�p 100 HY�y)0% Total Run Time% Total Run Time [��dU�thV��(W�[Ԛ�T Hypervisor z_�x�vBf��~vR�k0% Hypervisor Run Time% Hypervisor Run Time[��dU�thV��(W Hypervisor z_�x�vBf��~vR�k0% Guest Run Time% Guest Run Time[��dU�thV��(W�[Ԛz_�x�vBf��~vR�k0% Guest Idle Time% Guest Idle Time[��dU�thV�V�p�[Ԛz_�x�U��e��n�rKa@b�����vBf��~vR�k0% Total Core Run Time% Total Core Run Time7SMT _U(uKN�[Ԛ�v�[Ԛ�T Hypervisor z_�x-N��vT[��d8h�_gQ1u�NUO[��dU�thV@b�����vBf��~vR�k0Total Messages/secTotal Messages/sec\@b	g
�o`�P�0R6rRrR�v��s0Total Intercepts BaseTotal Intercepts Base@b	g Hypervisor e*b
�o`�v=~xe0Total Intercepts/secTotal Intercepts/secHypervisor e*b
�o`�v��s0Total Intercepts CostTotal Intercepts CostU�t Hypervisor e*b�vs^GWBf�� (�UMO�pHY�y)0% Remote Run Time% Remote Run Time`��z�{ޞ
N�WL�KN[��dU�thV@b���vBf��~vR�k0/Total Virtualization Instructions Emulated Base/Total Virtualization Instructions Emulated Base(W[��dU�thV
N!j�d�v[��dSc�N=~xe0.Total Virtualization Instructions Emulated/sec.Total Virtualization Instructions Emulated/sec!j�d[��dSc�N�v��s00Total Virtualization Instructions Emulation Cost0Total Virtualization Instructions Emulation Cost!j�d[��dS�^8O!jD}c�N@b���vs^GWBf�� (�UMO�pHY�y)0Global Reference TimeGlobal Reference TimeYPHe���xehV(u�O2�L�c�~Bf����{�vI{�Bf���O�n0	Ideal Cpu	Ideal Cpudk[��dU�thV�vt�`��/�U�thV"}_0�4VS_VERSION_INFO��
aJ
aJ?�StringFileInfo�040404B0LCompanyNameMicrosoft Corporation\FileDescriptionMicrosoft Hypervisor ;N_j
g�Rh$FileVersion10.0.19041.1 (WinBuild.160101.0800)<InternalNamehvhostsvc.dll�.LegalCopyright� Microsoft Corporation. All rights reserved.LOriginalFilenamehvhostsvc.dll.muij%ProductNameMicrosoft� Windows� Operating System>
ProductVersion10.0.19041.1DVarFileInfo$Translation�PADDINGXXPADDINGPADDINGXXPADDINGPADDINGXXPADDINGPADDINGXXPADDINGPADDINGXXPADDINGPADDINGXXPADDINGPADDINGXXPADDINGPADDINGXXPADDINGPADDINGX