HEX
Server: Apache/2.4.46 (Win64) OpenSSL/1.1.1j PHP/8.4.25
System: Windows NT DESKTOP-4TAV2RJ 10.0 build 19045 (Windows 10) AMD64
User: fred (0)
PHP: 8.4.25
Disabled: NONE
Upload Files
File: C:/Windows/System32/zh-TW/vmwp.exe.mui
MZ����@���	�!�L�!This program cannot be run in DOS mode.

$5�<�q�R�q�R�q�R�e���p�R�e�P�p�R�Richq�R�PEL�!

 ��@ �8.rdata�@@.rsrc @@V��	
T88V��	$��8.rdata8x.rdata$zzzdbg P.rsrc$01P3�h.rsrc$02 �G��Ɓ99��6�Q���k�$ۜ+SV��	H�(�@�h���c���� ��!��������(��@��X��p���������������������0��H��`�x������������ �8�	P�
h�����
���������(�@�X�p�������������0�H�`� x�!��"��#��$��%��&	�' 	�(8	�)P	�*h	�+�	�,�	�-�	�.�	�/�	��	�	��	
�
(
�
@
�
X
�
p
�6�
�7�
�t�
�u�
�v�
�0
��
��
0��
H�*`�hx�i��j��k��l��m����� ��8��P��h����������������

(
8
H
X
h
x
�
�
�
�
�
�
�
�
(8HXhx��������(8HXhx��������(8HXhx��������(8HXhx��������(8HXhx��������(8P3��4f�h4���7���8 �9<�P9���9���;2��=��l?��0A��Cr��E��dG��TIh��K4��Mp�`Pb��R"��TV�@W"�dY�l[��^|��`~�c���e:�hd�dj<��l��$o���qJ�td�tv��@y�� |�� j���(�����p�����,���������,�ؖ4��������V�T�V�����8��X��t��t��������������T�D�2�x�@���v�0�����h�T�\���T����4�D���0����>�P���8�������N�`���������@���������@�\���r��\�l�j������
�����8���0����������@��������	&�
��,�,�����l��0��MUI����61�·��{$b��1	���C4�nN%�=���MUIzh-TW
NfAMDIntelHygon
[��d_jhV
T1z!q�lO(u
[��d݈n
T1z!q�lO(uPA!Hyper-V VM Virtual Device Pipe IO!Hyper-V VM Virtual Device Pipe IO%Receive QoS - Conformant Messages/sec%Receive QoS - Conformant Messages/sec)Receive QoS - Non-Conformant Messages/sec)Receive QoS - Non-Conformant Messages/sec!Receive QoS - Exempt Messages/sec!Receive QoS - Exempt Messages/sec.Receive QoS - Total Message Delay Time (100ns).Receive QoS - Total Message Delay Time (100ns)Receive Message Quota ExceededReceive Message Quota Exceeded�]\O�U�t�^�kP�{�}q}�nj�e (i�(u�eHe��uP/�)0�]�c6e*g1u QoS �SGR�N�NUO�e_P�6R�v
�o`�c6e1u�e���Q QoS �SGR��^r��v
�o`�c6e�]�_�{�}�v QoS �SGRA�MQ�v
�o`0�c6e�^r��v=~Bf�� (�N 100 HY�y�p�UMO)0PAIPAddressRangeHyper-V Hypervisor PartitionHyper-V Hypervisor Partition[��d_jhV�vnj
�PAVirtual ProcessorsVirtual Processors�x�xRrR-NX[(W�v[��dU�thVxe�v0Virtual TLB PagesVirtual TLB PagesRrRKN[��d TLB O(u�vR�xe�v0Address SpacesAddress SpacesRrRKN[��d TLB -N�vMO@Wzz��xe�v0Deposited PagesDeposited Pages
2Q>e0R�x�xRrR�vR�xe�v0	GPA Pages	GPA PagesRrRKN GPA zz��-NX[(W�vR�xe�v (0 �Nh��/f9hRrR)0GPA Space Modifications/secGPA Space Modifications/secRrRKN GPA zz���v�O9e��s0Virtual TLB Flush Entires/secVirtual TLB Flush Entires/secteP[��d TLB �v�cn��s0Recommended Virtual TLB SizeRecommended Virtual TLB Size�^p�[��d TLB 2Q>e�vR�xe�v0PA4K GPA pages4K GPA pagesRrRKN GPA zz��-NX[(W�v 4K R�xe�v02M GPA pages2M GPA pagesRrRKN GPA zz��-NX[(W�v 2M R�xe�v01G GPA pages1G GPA pagesRrRKN GPA zz��-NX[(W�v 1G R�xe�v0512G GPA pages512G GPA pagesRrRKN GPA zz��-NX[(W�v 512G R�xe�v04K device pages4K device pagesX[(W�eRrRKN݈nzz��-N�v 4K R�xe�v02M device pages2M device pagesX[(W�eRrRKN݈nzz��-N�v 2M R�xe�v01G device pages1G device pagesX[(W�eRrRKN݈nzz��-N�v 1G R�xe�v0512G device pages512G device pagesX[(W�eRrRKN݈nzz��-N�v 512G R�xe�v0Attached DevicesAttached Devices
#�P}�x�xRrR�v݈nxe�v0Device Interrupt MappingsDevice Interrupt MappingsRrRO(u�v݈n�c�e
\�axe�v0I/O TLB Flushes/secI/O TLB Flushes/sec�cnRrRKN I/O TLB �v��s0I/O TLB Flushes BaseI/O TLB Flushes Base�cnRrRKN I/O TLB �v=~xe0PAI/O TLB Flush CostI/O TLB Flush CostU�t I/O TLB �cn�vs^GWBf�� (�UMO�pHY�y)0Device Interrupt ErrorsDevice Interrupt Errorsc>mf}r�RrRKN@b	g݈n@b"uu�v^��l�c�e��Bl�vcj0Device DMA ErrorsDevice DMA Errorsc>mf}r�RrRKN@b	g݈n@b"uu�v^��l DMA ��Bl�vcj0 Device Interrupt Throttle Events Device Interrupt Throttle Events%�V�p݈n"uu*YY�c�e��fBfݑ
\�O�c>mf}r�RrRKN݈n�v�c�e2�L��{Am�v!kxe0PASkipped Timer TicksSkipped Timer Ticksݑ
\r��x�xRrReuN��v�BfhV�c�exe�v0Partition IdPartition Id�x�xRrR�v Hypervisor �x�xRrRX�%R�xNested TLB SizeNested TLB Sizeݑ
\�]�r TLB 2Q>e�vR�xe�v0Recommended Nested TLB SizeRecommended Nested TLB Sizeݑ
\�]�r TLB �^p�2Q>e�vR�xe�v0Nested TLB Free List SizeNested TLB Free List Size�]�r TLB -N�v�S(uR�xe�v0Nested TLB Trimmed Pages/secNested TLB Trimmed Pages/sec�_�]�r TLB �OjRR��v��s0Pages Shattered/secPages Shattered/sec�k
d�v�b��k�sPages Recombined/secPages Recombined/sec	͑�eTuO�v�b��k�s$Hyper-V Hypervisor Virtual Processor$Hyper-V Hypervisor Virtual Processor[��dU�thV�vnj
�Total Run TimeTotal Run Time+[��dU�thV��(W�[Ԛ�T Hypervisor z_�x�v=~Bf�� (�UMO�p 100 HY�y)0Hypervisor Run TimeHypervisor Run Time([��dU�thV��(W Hypervisor z_�x�v=~Bf�� (�UMO�p 100 HY�y)0Remote Node Run TimeRemote Node Run Time�WL�`��z�{ޞ�vBf�� (�UMO�p 100 HY�y)0Normalized Run TimeNormalized Run Time9�[Ԛ� Hypervisor z_�x-N�v[��dU�thV@b���v=~Bf�� (�]ck��S�p\�\;��s) (�UMO�p 100 HY�y)0Hypercalls/secHypercalls/sec[��dU�thV
N�[Ԛz_�x"uu�v Hypercall ��s0Hypercalls BaseHypercalls Base[��dU�thV
N�[Ԛz_�x2�L��v Hypercall =~xe0Hypercalls CostHypercalls CostU�t Hypercall �vs^GWBf�� (�UMO�pHY�y)0Page Invalidations/secPage Invalidations/sec[��dU�thV
N�[Ԛz_�x�WL� INVLPG c�N�v��s0Page Invalidations BasePage Invalidations Base[��dU�thV
N�[Ԛz_�x�WL��v INVLPG c�N=~xe0Page Invalidations CostPage Invalidations CostU�t INVLPG c�N�vs^GWBf�� (�UMO�pHY�y)0Control Register Accesses/secControl Register Accesses/sec[��dU�thV
N�[Ԛz_�x�v�c6R�fX[hVX[�S��s0Control Register Accesses BaseControl Register Accesses Base[��dU�thV
N�[Ԛz_�x�v�c6R�fX[hVX[�S=~xe0Control Register Accesses CostControl Register Accesses CostU�t�c6R�fX[hVX[�S�vs^GWBf�� (�UMO�pHY�y)0IO Instructions/secIO Instructions/sec[��dU�thV
N�[Ԛz_�x�WL� IO c�N�v��s0IO Instructions BaseIO Instructions Base[��dU�thV
N�[Ԛz_�x�WL��v IO c�N=~xe0PAIO Instructions CostIO Instructions CostU�t IO c�N�vs^GWBf�� (�UMO�pHY�y)0HLT Instructions/secHLT Instructions/sec[��dU�thV
N�[Ԛz_�x�WL� HLT c�N�v��s0HLT Instructions BaseHLT Instructions Base[��dU�thV
N�[Ԛz_�x�WL��v HLT c�N=~xe0HLT Instructions CostHLT Instructions CostU�t HLT c�N�vs^GWBf�� (�UMO�pHY�y)0PAMWAIT Instructions/secMWAIT Instructions/sec[��dU�thV
N�[Ԛz_�x�WL� MWAIT c�N�v��s0MWAIT Instructions BaseMWAIT Instructions Base[��dU�thV
N�[Ԛz_�x�WL��v MWAIT c�N=~xe0MWAIT Instructions CostMWAIT Instructions CostU�t MWAIT c�N�vs^GWBf�� (�UMO�pHY�y)0CPUID Instructions/secCPUID Instructions/sec[��dU�thV
N�[Ԛz_�x�WL� CPUID c�N�v��s0PACPUID Instructions BaseCPUID Instructions Base[��dU�thV
N�[Ԛz_�x�WL��v CPUID c�N=~xe0CPUID Instructions CostCPUID Instructions CostU�t CPUID c�N�vs^GWBf�� (�UMO�pHY�y)0MSR Accesses/secMSR Accesses/sec[��dU�thV
N�[Ԛz_�x�WL� MSR c�N�v��s0MSR Accesses BaseMSR Accesses Base[��dU�thV
N�[Ԛz_�x�WL��v MSR c�N=~xe0PAMSR Accesses CostMSR Accesses CostU�t MSR c�N�vs^GWBf�� (�UMO�pHY�y)0Other Intercepts/secOther Intercepts/sec[��dU�thV
N�[Ԛz_�x��|vvQ�Ne*b�v��s0Other Intercepts BaseOther Intercepts Base[��dU�thV
N�[Ԛz_�x��|v�vvQ�Ne*b=~xe0Other Intercepts CostOther Intercepts CostU�tvQ�Ne*b�vs^GWBf�� (�UMO�pHY�y)0PAExternal Interrupts/secExternal Interrupts/sec%(W[��dU�thV
N�WL��[Ԛz_�xBf�Hypervisor 6e0RY��c�e�v��s0External Interrupts BaseExternal Interrupts Base%(W[��dU�thV
N�WL��[Ԛz_�xBf�Hypervisor 6e0R�vY��c�e=~xe0External Interrupts CostExternal Interrupts CostU�tY��c�e�vs^GWBf�� (�UMO�pHY�y)0Pending Interrupts/secPending Interrupts/sec'�V[��dU�thV
N�[Ԛz_�x �bKN�]\O*QHQ��^ (TPR) M�NO�_|ve*b�v��s0PAPending Interrupts BasePending Interrupts Base'�V[��dU�thV
N�[Ԛz_�x �bKN�]\O*QHQ��^ (TPR) M�NO�_|v�ve*b=~xe0Pending Interrupts CostPending Interrupts CostU�t�dn�c�ee*b�vs^GWBf�� (�UMO�pHY�y)0Emulated Instructions/secEmulated Instructions/sec(W[��dU�thV
N�WL��[Ԛz_�xBf�!j�dc�N�v��s0Emulated Instructions BaseEmulated Instructions Base(W[��dU�thV
N�WL��[Ԛz_�xBf�v!j�dc�N=~xe0Emulated Instructions CostEmulated Instructions Cost!j�dc�N�vs^GWBf�� (�UMO�pHY�y)0Debug Register Accesses/secDebug Register Accesses/sec[��dU�thV
N�[Ԛz_�x�vuP/��fX[hVX[�S��s0Debug Register Accesses BaseDebug Register Accesses Base[��dU�thV
N�[Ԛz_�x�vuP/��fX[hVX[�S=~xe0Debug Register Accesses CostDebug Register Accesses CostU�tuP/��fX[hVX[�S�vs^GWBf�� (�UMO�pHY�y)0PAPage Fault Intercepts/secPage Fault Intercepts/sec)(W[��dU�thV
N�WL��[Ԛz_�xBf�Hypervisor e*bR�/����OY�r�l�v��s0Page Fault Intercepts BasePage Fault Intercepts Base)(W[��dU�thV
N�WL��[Ԛz_�xBf�Hypervisor e*b�vR�/����OY�r�l=~xe0Page Fault Intercepts CostPage Fault Intercepts CostU�tR�/���e*b�vs^GWBf�� (�UMO�pHY�y)0NMI Interrupts/secNMI Interrupts/sec'(W[��dU�thV
N�WL��[Ԛz_�xBf�hypervisor 6e0R�v^�n�i_�c�e��s0PANMI Interrupts BaseNMI Interrupts Base'(W[��dU�thV
N�WL��[Ԛz_�xBf�hypervisor 6e0R�v^�n�i_�c�e=~xe0NMI Interrupts CostNMI Interrupts CostU�t^�n�i_�c�e@b���vs^GWBf�� (�UMO�pHY�y)0Guest Page Table Maps/secGuest Page Table Maps/sec�[ԚR�h�R��v
\�a�d\O��s0Large Page TLB Fills/secLarge Page TLB Fills/sec'Y�WR��v[��d TLB z�o��s0PASmall Page TLB Fills/secSmall Page TLB Fills/sec4K R��v[��d TLB z�o��s0Reflected Guest Page Faults/secReflected Guest Page Faults/sec\R�/����OY�r�l�P^�f}�[Ԛ�v��s0APIC MMIO Accesses/secAPIC MMIO Accesses/sec[��dU�thV
N�[Ԛz_�x�v APIC MMIO �fX[hVX[�S��s0IO Intercept Messages/secIO Intercept Messages/sec\ IO e*b
�o`�P�f}6rRrR�v��s0Memory Intercept Messages/secMemory Intercept Messages/sec\��aԚe*b
�o`�P�f}6rRrR�v��s0APIC EOI Accesses/secAPIC EOI Accesses/sec[��dU�thV
N�[Ԛz_�x�v APIC EOI �fX[hV�[eQ��s0Other Messages/secOther Messages/sec\vQ�Ne*b
�o`�P�f}6rRrR�v��s0Page Table Allocations/secPage Table Allocations/sec[��d TLB -NR�h�M�n�v��s0 Logical Processor Migrations/sec Logical Processor Migrations/sec[��dU�thV0RvQ�N��/�U�thV�v�yI���s0Address Space Evictions/secAddress Space Evictions/sec[��d TLB -NMO@Wzz��6e�V�v��s0Address Space Switches/secAddress Space Switches/sec[��dU�thV
N�[Ԛz_�x�vMO@Wzz��R�c��s0Address Domain Flushes/secAddress Domain Flushes/sec[��dU�thV
N�[Ԛz_�xf�x�cn[��d TLB �v��s0Address Space Flushes/secAddress Space Flushes/sec[��dU�thV
N�[Ԛz_�xf�x�cn�gNMO@Wzz���v��s0Global GVA Range Flushes/secGlobal GVA Range Flushes/sec"[��dU�thV
N�[Ԛz_�xf�x�cn@b	gMO@Wzz��-N�gN[��dMO@W�{
W�v��s0Local Flushed GVA Ranges/secLocal Flushed GVA Ranges/sec"[��dU�thV
N�[Ԛz_�xf�x�cn�gNMO@Wzz��-N�gN[��dMO@W�{
W�v��s0Page Table Evictions/secPage Table Evictions/sec[��d TLB -NR�h�6e�V�v��s0Page Table Reclamations/secPage Table Reclamations/sec[��d TLB -N*g�SgqR�h��v�V6e��s0Page Table Resets/secPage Table Resets/sec[��d TLB -NR�h��v͑-���s0Page Table Validations/secPage Table Validations/sec[��d TLB -N�yd�N�Bf��v�vR�h�W�I���s0APIC TPR Accesses/secAPIC TPR Accesses/sec[��dU�thV
N�[Ԛz_�x�v APIC TPR X[�S��s0PAPage Table Write Intercepts/secPage Table Write Intercepts/sec[��dU�thV
N�[Ԛz_�x�v�[ԚR�h��[eQe*b��s0Synthetic Interrupts/secSynthetic Interrupts/sec\�}T�c�e�P^�0R[��dU�thV�v��s0Virtual Interrupts/secVirtual Interrupts/sec\�c�e (S+T�}T�c�e) �P^�0R[��dU�thV�v��s0APIC IPIs Sent/secAPIC IPIs Sent/sec"[��dU�thV�P� APIC U�thV���c�e (S+T�P�f}��]) �v��s0APIC Self IPIs Sent/secAPIC Self IPIs Sent/sec[��dU�thV�P� APIC �c�ef}��]�v��s0GPA Space Hypercalls/secGPA Space Hypercalls/sec$[��dU�thV
N�[Ԛz_�x2�L��[Ԛ�[ԚMO@Wzz�� Hypercall �v��s0 Logical Processor Hypercalls/sec Logical Processor Hypercalls/sec![��dU�thV
N�[Ԛz_�x2�L���/�U�thV Hypercall �v��s0Long Spin Wait Hypercalls/secLong Spin Wait Hypercalls/sec"[��dU�thV
N�[Ԛz_�x2�L�w�gzzI�I{�_ Hypercall �v��s0PAOther Hypercalls/secOther Hypercalls/sec[��dU�thV
N�[Ԛz_�x2�L�vQ�N Hypercall �v��s0"Synthetic Interrupt Hypercalls/sec"Synthetic Interrupt Hypercalls/sec [��dU�thV
N�[Ԛz_�x2�L��}T�c�e Hypercall �v��s0 Virtual Interrupt Hypercalls/sec Virtual Interrupt Hypercalls/sec [��dU�thV
N�[Ԛz_�x2�L�[��d�c�e Hypercall �v��s0Virtual MMU Hypercalls/secVirtual MMU Hypercalls/sec"[��dU�thV
N�[Ԛz_�x2�L�[��d MMU Hypercall �v��s0 Virtual Processor Hypercalls/sec Virtual Processor Hypercalls/sec![��dU�thV
N�[Ԛz_�x2�L�[��dU�thV Hypercall �v��s0Hardware Interrupts/secHardware Interrupts/sec�O�[��dU�thV
N#�P}݈n�vlxԚ�c�e��s0 Nested Page Fault Intercepts/sec Nested Page Fault Intercepts/sec&�WL��[Ԛ[��dU�thVBf�Hypervisor e*b�]�rR�/����OY�r�l�v��s0!Nested Page Fault Intercepts Base!Nested Page Fault Intercepts Base$�WL�[��dU�thVBf�Hypervisor e*b�v�]�rR�/����OY�r�l=~xe0PA!Nested Page Fault Intercepts Cost!Nested Page Fault Intercepts CostU�t�]�rR�/���e*b�vs^GWBf�� (�UMO�pHY�y)0Page Scans/secPage Scans/sec�b��c�c��s Logical Processor Dispatches/sec Logical Processor Dispatches/sec\dk[��dU�thVR>m󁏐/�U�thV�v��s0!Logical Processor Dispatches Base!Logical Processor Dispatches Base\dk[��dU�thVR>m󁏐/�U�thV�v=~!kxe0PACPU Wait Time Per DispatchCPU Wait Time Per DispatchI{P�|q}\[��dU�thVR>m󁏐/�U�thV�vs^GWBf�� (HY�y)0Extended Hypercalls/secExtended Hypercalls/sec[��dU�thV
N�[Ԛz_�x2�L��v�^8O Hypercall xe�v0)Extended Hypercall Intercept Messages/sec)Extended Hypercall Intercept Messages/sec\�^8O Hypercall e*b
�o`�P�f}6rRrR�v��s0#MBEC Nested Page Table Switches/sec#MBEC Nested Page Table Switches/sec3�WL��[Ԛ[��dU�thVBf��]�rR�h�ݑ
\!j_�W�WL� (1u Hypervisor @bw��Y) 2�L�R�c�v��s0$Other Reflected Guest Exceptions/sec$Other Reflected Guest Exceptions/sec�P�^�R�/����OY�r�lf}�[6b�v��s0Global I/O TLB Flushes/secGlobal I/O TLB Flushes/sec[��dU�thV�cn@b	g PASID KN I/O TLB �v��s0Global I/O TLB Flushes BaseGlobal I/O TLB Flushes Base[��dU�thV�cn@b	g PASID KN I/O TLB �v=~xe0Global I/O TLB Flush CostGlobal I/O TLB Flush CosthQ�W I/O TLB �cn�vs^GWBf�� (�UMO�_HY�y)0PALocal I/O TLB Flushes/secLocal I/O TLB Flushes/sec[��dU�thV�cn�UN PASID KN I/O TLB �v��s0Local I/O TLB Flushes BaseLocal I/O TLB Flushes Base[��dU�thV�cn�UN PASID KN I/O TLB �v=~xe0Local I/O TLB Flush CostLocal I/O TLB Flush CostU�t,g_j I/O TLB �cn�vs^GWBf�� (�UMO�pHY�y)0Hypercalls Forwarded/secHypercalls Forwarded/sec'I�� Hypercall 0R[��dU�thV
NKN�]�r Hypervisor �v��s0Hypercalls Forwarded BaseHypercalls Forwarded Base'I��0R[��dU�thV
NKN�]�r Hypervisor �v Hypercall =~xe0Hypercalls Forwarding CostHypercalls Forwarding CostI�� Hypercall @b���vs^GWBf�� (�UMO�pHY�y)0 Page Invalidations Forwarded/sec Page Invalidations Forwarded/sec&I�� INVLPG c�N0R[��dU�thV
NKN�]�r Hypervisor �v��s0!Page Invalidations Forwarded Base!Page Invalidations Forwarded Base&I��0R[��dU�thV
NKN�]�r Hypervisor �v INVLPG c�N=~xe0"Page Invalidations Forwarding Cost"Page Invalidations Forwarding CostI�� INVLPG c�N@b���vs^GWBf�� (�UMO�pHY�y)0'Control Register Accesses Forwarded/sec'Control Register Accesses Forwarded/sec#I���c6R�fX[hVX[�S0R[��dU�thV
NKN�]�r Hypervisor �v��s0(Control Register Accesses Forwarded Base(Control Register Accesses Forwarded Base#I��0R[��dU�thV
NKN�]�r Hypervisor �v�c6R�fX[hVX[�S=~xe0)Control Register Accesses Forwarding Cost)Control Register Accesses Forwarding CostI���c6R�fX[hVX[�S@b���vs^GWBf�� (�UMO�pHY�y) 0IO Instructions Forwarded/secIO Instructions Forwarded/sec"I�� IO c�N0R[��dU�thV
NKN�]�r Hypervisor �v��s0IO Instructions Forwarded BaseIO Instructions Forwarded Base"I��0R[��dU�thV
NKN�]�r Hypervisor �v IO c�N=~xe0IO Instructions Forwarding CostIO Instructions Forwarding CostI�� IO c�N@b���vs^GWBf�� (�UMO�pHY�y)0HLT Instructions Forwarded/secHLT Instructions Forwarded/sec#I�� HLT c�N0R[��dU�thV
NKN�]�r Hypervisor �v��s0PAHLT Instructions Forwarded BaseHLT Instructions Forwarded Base#I��0R[��dU�thV
NKN�]�r Hypervisor �v HLT c�N=~xe0 HLT Instructions Forwarding Cost HLT Instructions Forwarding CostI�� HLT c�N@b���vs^GWBf�� (�UMO�pHY�y)0 MWAIT Instructions Forwarded/sec MWAIT Instructions Forwarded/sec%I�� MWAIT c�N0R[��dU�thV
NKN�]�r Hypervisor �v��s0!MWAIT Instructions Forwarded Base!MWAIT Instructions Forwarded Base%I��0R[��dU�thV
NKN�]�r Hypervisor �v MWAIT c�N=~xe0"MWAIT Instructions Forwarding Cost"MWAIT Instructions Forwarding CostI�� MWAIT c�N@b���vs^GWBf�� (�UMO�pHY�y)0 CPUID Instructions Forwarded/sec CPUID Instructions Forwarded/sec%I�� CPUID c�N0R[��dU�thV
NKN�]�r Hypervisor �v��s0!CPUID Instructions Forwarded Base!CPUID Instructions Forwarded Base%I��0R[��dU�thV
NKN�]�r Hypervisor �v CPUID c�N=~xe0"CPUID Instructions Forwarding Cost"CPUID Instructions Forwarding CostI�� CPUID c�N@b���vs^GWBf�� (�UMO�pHY�y)0MSR Accesses Forwarded/secMSR Accesses Forwarded/sec#I�� MSR c�N0R[��dU�thV
NKN�]�r Hypervisor �v��s0MSR Accesses Forwarded BaseMSR Accesses Forwarded Base#I��0R[��dU�thV
NKN�]�r Hypervisor �v MSR c�N=~xe0MSR Accesses Forwarding CostMSR Accesses Forwarding CostI�� MSR c�N@b���vs^GWBf�� (�UMO�pHY�y)0Other Intercepts Forwarded/secOther Intercepts Forwarded/sec I��vQ�Ne*b0R[��dU�thV
NKN�]�r Hypervisor �v��s0PAOther Intercepts Forwarded BaseOther Intercepts Forwarded Base I��0R[��dU�thV
NKN�]�r Hypervisor �vvQ�Ne*b=~xe0 Other Intercepts Forwarding Cost Other Intercepts Forwarding CostI��vQ�Ne*b@b���vs^GWBf�� (�UMO�pHY�y)0!External Interrupts Forwarded/sec!External Interrupts Forwarded/sec I��Y��c�e0R[��dU�thV
NKN�]�r Hypervisor �v��s0"External Interrupts Forwarded Base"External Interrupts Forwarded Base I��0R[��dU�thV
NKN�]�r Hypervisor �vY��c�e=~xe0#External Interrupts Forwarding Cost#External Interrupts Forwarding CostI��Y��c�e@b���vs^GWBf�� (�UMO�pHY�y)0 Pending Interrupts Forwarded/sec Pending Interrupts Forwarded/sec01u�e�]\O*QHQ��^ (TPR) M�NO�I��e*b0R[��dU�thV
NKN�]�r Hypervisor �v��s0!Pending Interrupts Forwarded Base!Pending Interrupts Forwarded Base01u�e�]\O*QHQ��^ (TPR) M�NO�I��0R[��dU�thV
NKN�]�r Hypervisor �ve*b=~xe0"Pending Interrupts Forwarding Cost"Pending Interrupts Forwarding CostI���dn-N�c�ee*b@b���vs^GWBf�� (�UMO�pHY�y)0PA#Emulated Instructions Forwarded/sec#Emulated Instructions Forwarded/sec I��!j�dc�N0R[��dU�thV
NKN�]�r Hypervisor �v��s0$Emulated Instructions Forwarded Base$Emulated Instructions Forwarded Base I��0R[��dU�thV
NKN�]�r Hypervisor �v!j�dc�N=~xe0%Emulated Instructions Forwarding Cost%Emulated Instructions Forwarding CostI��!j�dc�N@b���vs^GWBf�� (�UMO�pHY�y)0%Debug Register Accesses Forwarded/sec%Debug Register Accesses Forwarded/sec#I��uP/��fX[hVX[�S0R[��dU�thV
NKN�]�r Hypervisor �v��s0PA&Debug Register Accesses Forwarded Base&Debug Register Accesses Forwarded Base#I��0R[��dU�thV
NKN�]�r Hypervisor �vuP/��fX[hVX[�S=~xe0'Debug Register Accesses Forwarding Cost'Debug Register Accesses Forwarding CostI��uP/��fX[hVX[�S@b���vs^GWBf�� (�UMO�pHY�y) 0#Page Fault Intercepts Forwarded/sec#Page Fault Intercepts Forwarded/sec-(W[��dU�thV
N�WL��[Ԛz_�xBf�I��R�/����OY�r�l0R�]�r Hypervisor �v��s0$Page Fault Intercepts Forwarded Base$Page Fault Intercepts Forwarded Base$I��0R[��dU�thV
NKN�]�r Hypervisor �vR�/����OY�r�l=~xe0%Page Fault Intercepts Forwarding Cost%Page Fault Intercepts Forwarding CostI��R�/���e*b@b���vs^GWBf�� (�UMO�pHY�y) 0 VMCLEAR Emulation Intercepts/sec VMCLEAR Emulation Intercepts/sec!(W[��dU�thV
N�WL��[Ԛz_�xBf�!j�d VMCLEAR c�N�v��s0!VMCLEAR Emulation Intercepts Base!VMCLEAR Emulation Intercepts Base(W[��dU�thV
N!j�d�v VMCLEAR c�N=~xe0"VMCLEAR Instruction Emulation Cost"VMCLEAR Instruction Emulation Cost!j�d VMCLEAR c�N@b���vs^GWBf�� (�UMO�pHY�y)0PA VMPTRLD Emulation Intercepts/sec VMPTRLD Emulation Intercepts/sec!(W[��dU�thV
N�WL��[Ԛz_�xBf�!j�d VMPTRLD c�N�v��s0!VMPTRLD Emulation Intercepts Base!VMPTRLD Emulation Intercepts Base(W[��dU�thV
N!j�d�v VMPTRLD c�N=~xe0"VMPTRLD Instruction Emulation Cost"VMPTRLD Instruction Emulation Cost!j�d VMPTRLD c�N@b���vs^GWBf�� (�UMO�pHY�y)0 VMPTRST Emulation Intercepts/sec VMPTRST Emulation Intercepts/sec!(W[��dU�thV
N�WL��[Ԛz_�xBf�!j�d VMPTRST c�N�v��s0PA!VMPTRST Emulation Intercepts Base!VMPTRST Emulation Intercepts Base(W[��dU�thV
N!j�d�v VMPTRST c�N=~xe0"VMPTRST Instruction Emulation Cost"VMPTRST Instruction Emulation Cost!j�d VMPTRST c�N@b���vs^GWBf�� (�UMO�pHY�y)0VMREAD Emulation Intercepts/secVMREAD Emulation Intercepts/sec (W[��dU�thV
N�WL��[Ԛz_�xBf�!j�d VMREAD c�N�v��s0 VMREAD Emulation Intercepts Base VMREAD Emulation Intercepts Base(W[��dU�thV
N!j�d�v VMREAD c�N=~xe0!VMREAD Instruction Emulation Cost!VMREAD Instruction Emulation Cost!j�d VMREAD c�N@b���vs^GWBf�� (�UMO�pHY�y)0 VMWRITE Emulation Intercepts/sec VMWRITE Emulation Intercepts/sec!(W[��dU�thV
N�WL��[Ԛz_�xBf�!j�d VMWRITE c�N�v��s0!VMWRITE Emulation Intercepts Base!VMWRITE Emulation Intercepts Base(W[��dU�thV
N!j�d�v VMWRITE c�N=~xe0"VMWRITE Instruction Emulation Cost"VMWRITE Instruction Emulation Cost!j�d VMWRITE c�N@b���vs^GWBf�� (�UMO�pHY�y)0VMXOFF Emulation Intercepts/secVMXOFF Emulation Intercepts/sec (W[��dU�thV
N�WL��[Ԛz_�xBf�!j�d VMXOFF c�N�v��s0 VMXOFF Emulation Intercepts Base VMXOFF Emulation Intercepts Base(W[��dU�thV
N!j�d�v VMXOFF c�N=~xe0!VMXOFF Instruction Emulation Cost!VMXOFF Instruction Emulation Cost!j�d VMXOFF c�N@b���vs^GWBf�� (�UMO�pHY�y)0VMXON Emulation Intercepts/secVMXON Emulation Intercepts/sec(W[��dU�thV
N�WL��[Ԛz_�xBf�!j�d VMXON c�N�v��s0VMXON Emulation Intercepts BaseVMXON Emulation Intercepts Base(W[��dU�thV
N!j�d�v VMXON c�N=~xe0 VMXON Instruction Emulation Cost VMXON Instruction Emulation Cost!j�d VMXON c�N@b���vs^GWBf�� (�UMO�pHY�y)0Nested VM Entries/secNested VM Entries/sec(W[��dU�thV
N�WL��[Ԛz_�xBf��]�r VM ��v�v��s0Nested VM Entries BaseNested VM Entries Base[��dU�thV
N�v�]�r VM ��v=~xe0PANested VM Entries CostNested VM Entries CostU�t�]�r VM ��v@b���vs^GWBf�� (�UMO�pHY�y)0 Nested SLAT Soft Page Faults/sec Nested SLAT Soft Page Faults/sec(W[��dU�thV
N�WL��[Ԛz_�xBf�SLAT ߎ'`R�/����v��s0!Nested SLAT Soft Page Faults Base!Nested SLAT Soft Page Faults Base[��dU�thV
N�v�]�r SLAT ߎ'`R�/���=~xe0!Nested SLAT Soft Page Faults Cost!Nested SLAT Soft Page Faults Cost U�t�]�r SLAT ߎ'`R�/���@b���vs^GWBf�� (�UMO�pHY�y)0PA Nested SLAT Hard Page Faults/sec Nested SLAT Hard Page Faults/sec(W[��dU�thV
N�WL��[Ԛz_�xBf�SLAT lx'`R�/����v��s0!Nested SLAT Hard Page Faults Base!Nested SLAT Hard Page Faults Base[��dU�thV
N�v�]�r SLAT lx'`R�/���=~xe0!Nested SLAT Hard Page Faults Cost!Nested SLAT Hard Page Faults Cost U�t�]�r SLAT lx'`R�/���@b���vs^GWBf�� (�UMO�pHY�y)0+InvEpt All Context Emulation Intercepts/sec+InvEpt All Context Emulation Intercepts/sec)(W[��dU�thV
N�WL��[Ԛz_�xBf�InvEpt All Context c�N�v��s0,InvEpt All Context Emulation Intercepts Base,InvEpt All Context Emulation Intercepts Base#(W[��dU�thV
N!j�d�v InvEpt All Context c�N=~xe0-InvEpt All Context Instruction Emulation Cost-InvEpt All Context Instruction Emulation Cost(!j�d InvEpt All Context e*b@b���vs^GWBf�� (�UMO�pHY�y)0.InvEpt Single Context Emulation Intercepts/sec.InvEpt Single Context Emulation Intercepts/sec,(W[��dU�thV
N�WL��[Ԛz_�xBf�InvEpt Single Context c�N�v��s0/InvEpt Single Context Emulation Intercepts Base/InvEpt Single Context Emulation Intercepts Base&(W[��dU�thV
N!j�d�v InvEpt Single Context c�N=~xe0PA0InvEpt Single Context Instruction Emulation Cost0InvEpt Single Context Instruction Emulation Cost+!j�d InvEpt Single Context e*b@b���vs^GWBf�� (�UMO�pHY�y)0,InvVpid All Context Emulation Intercepts/sec,InvVpid All Context Emulation Intercepts/sec*(W[��dU�thV
N�WL��[Ԛz_�xBf�InvVpid All Context c�N�v��s0-InvVpid All Context Emulation Intercepts Base-InvVpid All Context Emulation Intercepts Base$(W[��dU�thV
N!j�d�v InvVpid All Context c�N=~xe0.InvVpid All Context Instruction Emulation Cost.InvVpid All Context Instruction Emulation Cost)!j�d InvVpid All Context e*b@b���vs^GWBf�� (�UMO�pHY�y)0/InvVpid Single Context Emulation Intercepts/sec/InvVpid Single Context Emulation Intercepts/sec-(W[��dU�thV
N�WL��[Ԛz_�xBf�InvVpid Single Context c�N�v��s00InvVpid Single Context Emulation Intercepts Base0InvVpid Single Context Emulation Intercepts Base'(W[��dU�thV
N!j�d�v InvVpid Single Context c�N=~xe01InvVpid Single Context Instruction Emulation Cost1InvVpid Single Context Instruction Emulation Cost,!j�d InvVpid Single Context e*b@b���vs^GWBf�� (�UMO�pHY�y)0/InvVpid Single Address Emulation Intercepts/sec/InvVpid Single Address Emulation Intercepts/sec-(W[��dU�thV
N�WL��[Ԛz_�xBf�InvVpid Single Address c�N�v��s0PA0InvVpid Single Address Emulation Intercepts Base0InvVpid Single Address Emulation Intercepts Base'(W[��dU�thV
N!j�d�v InvVpid Single Address c�N=~xe01InvVpid Single Address Instruction Emulation Cost1InvVpid Single Address Instruction Emulation Cost,!j�d InvVpid Single Address e*b@b���vs^GWBf�� (�UMO�pHY�y)0&Nested TLB Page Table Reclamations/sec&Nested TLB Page Table Reclamations/sec�]�r TLB -N*g#�P}KNR�h��v�V6e��s0#Nested TLB Page Table Evictions/sec#Nested TLB Page Table Evictions/sec�]�r TLB -NR�h��d�Q�v��s0PA+Flush Physical Address Space Hypercalls/sec+Flush Physical Address Space Hypercalls/sec1[��dU�thV
N�v�[Ԛ Hypervisor 2�L�0�cn�[Ԛ�[ԚMO@Wzz�� Hypercall
0�v��s0*Flush Physical Address List Hypercalls/sec*Flush Physical Address List Hypercalls/sec1[��dU�thV
N�v�[Ԛ Hypervisor 2�L�0�cn�[Ԛ�[ԚMO@Wn�U Hypercall
0�v��s0"Posted Interrupt Notifications/sec"Posted Interrupt Notifications/sec[��dU�thV
N�vlQHO�c�e��w��s0Posted Interrupt Scans/secPosted Interrupt Scans/sec[��dU�thV
N�vlQHO�c�e�c�c��s0Total Core Run TimeTotal Core Run TimeDSMT _U(uKN�[Ԛ�v�[Ԛ�T Hypervisor z_�x-N��vT[��d8h�_gQ1u�NUO[��dU�thV@b�����vBf��=~� (�N 100 HY�y�p�UMO)0Guest Idle TimeGuest Idle Time�[ԚU��e��n�rKa�vBf��=~� (�N 100 HY�y�p�UMO)0Guest Run TimeGuest Run Time[��dU�thV��(W�[Ԛz_�x�v=~Bf�� (�UMO�p 100 HY�y)0% Total Run Time% Total Run Time [��dU�thV��(W�[Ԛ�T Hypervisor z_�x�vBf��~vR�k0% Hypervisor Run Time% Hypervisor Run Time[��dU�thV��(W Hypervisor z_�x�vBf��~vR�k0% Guest Run Time% Guest Run Time[��dU�thV��(W�[Ԛz_�x�vBf��~vR�k0% Guest Idle Time% Guest Idle Time[��dU�thV�V�p�[Ԛz_�x�U��e��n�rKa@b�����vBf��~vR�k0% Total Core Run Time% Total Core Run Time7SMT _U(uKN�[Ԛ�v�[Ԛ�T Hypervisor z_�x-N��vT[��d8h�_gQ1u�NUO[��dU�thV@b�����vBf��~vR�k0Total Messages/secTotal Messages/sec\@b	g
�o`�P�0R6rRrR�v��s0Total Intercepts BaseTotal Intercepts Base@b	g Hypervisor e*b
�o`�v=~xe0Total Intercepts/secTotal Intercepts/secHypervisor e*b
�o`�v��s0Total Intercepts CostTotal Intercepts CostU�t Hypervisor e*b�vs^GWBf�� (�UMO�pHY�y)0% Remote Run Time% Remote Run Time`��z�{ޞ
N�WL�KN[��dU�thV@b���vBf��~vR�k0/Total Virtualization Instructions Emulated Base/Total Virtualization Instructions Emulated Base(W[��dU�thV
N!j�d�v[��dSc�N=~xe0.Total Virtualization Instructions Emulated/sec.Total Virtualization Instructions Emulated/sec!j�d[��dSc�N�v��s00Total Virtualization Instructions Emulation Cost0Total Virtualization Instructions Emulation Cost!j�d[��dS�^8O!jD}c�N@b���vs^GWBf�� (�UMO�pHY�y)0Global Reference TimeGlobal Reference TimeYPHe���xehV(u�O2�L�c�~Bf����{�vI{�Bf���O�n0	Ideal Cpu	Ideal Cpudk[��dU�thV�vt�`��/�U�thV"}_0&Hyper-V VM Save, Snapshot, and Restore&Hyper-V VM Save, Snapshot, and Restore[��d_jhV�v2QX[0�_gq����S�|q}�vHe���xehV0Threads SpawnedThreads Spawned
�vMRM�u�v�WL��}xe�vRequests ActiveRequests Active	�vMRU�t�v��Blxe�vRequests DispatchedRequests Dispatched�]R>m�v��Bl=~xePARequests ProcessedRequests Processed�]U�t�v��Bl=~xeRequests High PriorityRequests High Priority
ؚ*QHQ��^��Bl�v=~xeOperation TimeOperation Time�[b GMO �d\O�vBf�� (�k�y)PA(Hyper-V VM Worker Process Memory Manager(Hyper-V VM Worker Process Memory Manager�]\O�U�t�^��aԚ�{t�T�vHe���xehV0PAMemory Block CountMemory Block Count��aԚ@SJXxe�v0RamMemoryBlockCountRamMemoryBlockCountRAM ��aԚ@SJXxe�v0ApertureFreeListSizeApertureFreeListSize�n�P͑�O(u�vIQWxe�v0BinFileSizeChangeCountBinFileSizeChangeCount��aԚgQ�[�jHh'Y\���fxe�v0RamConstructionTimeInUsRamConstructionTimeInUsRAM �^�iBf�� (�N�_�y�p�UMO)0RamReserveTimeInUsRamReserveTimeInUsRAM �OYuBf�� (�N�_�y�p�UMO)0RamMemoryBlockCreationTimeInUsRamMemoryBlockCreationTimeInUsRAM ��aԚ@SJX�^�zBf�� (�N�_�y�p�UMO)0RamGpaRangeCreationTimeInUsRamGpaRangeCreationTimeInUsRAM GPA �{
W�^�zBf�� (�N�_�y�p�UMO)0PA)Hyper-V Virtual IDE Controller (Emulated))Hyper-V Virtual IDE Controller (Emulated)[��d_jhV�v IDE �c6RhVHe���xehV0Read Sectors/secRead Sectors/sec#0���S�x@S/�y
0/f�k�y��_#�P}� IDE �c6RhVKN�x�x���S�v�x@Sxe�v0Written Sectors/secWritten Sectors/sec"0�[eQ�x@S/�y
0/f�k�y��[eQ#�P}� IDE �c6RhVKN�x�x�v�x@Sxe�v0Read Bytes/secRead Bytes/sec%0���SMOCQD}/�y
0/f�k�y��_#�P}� IDE �c6RhVKN�x�x���S�vMOCQD}xe�v0PAWrite Bytes/secWrite Bytes/sec$0�[eQMOCQD}/�y
0/f�k�y��[eQ#�P}� IDE �c6RhVKN�x�x�vMOCQD}xe�v0Hyper-V Legacy Network AdapterHyper-V Legacy Network Adapter[��d_jhV�vYN*Y�}c6RaSHe���xehV0Frames Received/secFrames Received/sec0�c6e�vFh�g/�y
0/f�k�y�(W�}��Nb�aS
N6e0R�vFh�gxe�v0Frames DroppedFrames Dropped0N�h�vFh�g
0/f(W�}��Nb�aS
NN�h�vFh�gxe�v0Frames Sent/secFrames Sent/sec0�P��vFh�g/�y
0/f�k�y��}1u�}��Nb�aS�P��vFh�gxe�v0Bytes Received/secBytes Received/sec0�c6e�vMOCQD}/�y
0/f�k�y�(W�}��Nb�aS
N6e0R�vMOCQD}xe�v0
Bytes Dropped
Bytes Dropped0N�h�vMOCQD}
0/f(W�}��Nb�aS
NN�h�vMOCQD}xe�v0Bytes Sent/secBytes Sent/sec0�P��vMOCQD}/�y
0/f�k�y��}1u�}��Nb�aS�P��vMOCQD}xe�v0Hyper-V VM RemotingHyper-V VM Remoting[��d_jhV�v`��z�|q}He���xehV0Connected ClientsConnected ClientsConnected ClientsUpdated Pixels/secUpdated Pixels/secUpdated Pixels/secHyper-V VM IO APICHyper-V VM IO APIC[��d_jhV�v I/O APIC ݈nHe���xehV0
Assertions
Assertions�[JT/fc I/O Apic ݈n�P��[��d_jhV�v�c�e�[JTxe�v0DeassertionsDeassertions#�d��[JT/fc I/O Apic ݈n�_[��d_jhV6e0R�v�c�e�d��[JTxe�v0PARemoteFX Root GPU ManagementRemoteFX Root GPU Management#o�:y RemoteFX Root GPU Management �xehVVRAM: Available MB per GPUVRAM: Available MB per GPU*gO(u�v\(u VRAM xeϑ0VRAM: Reserved  % per GPUVRAM: Reserved  % per GPU�OYuf} RemoteFX �v\(u VRAM ~vR�k0Resources: VMs running RemoteFXResources: VMs running RemoteFX�]�[݈ RemoteFX 3D �Nb�aS�v[��d_jhV�xe0PA Hyper-V Worker Virtual Processor Hyper-V Worker Virtual Processor[��d_jhV�v[��dU�thVHe���xehV0Intercept Delay Time (ms)Intercept Delay Time (ms)e*b�]�^r� 1 �y�vBf�� (�UMO�p�k�y)Intercepts DelayedIntercepts Delayed�]�^r� 1 �y�ve*bxe�vHyper-V Virtual SMBHyper-V Virtual SMB
[��d SMB �vHe���xehVReceived Bytes/secReceived Bytes/sec�c6e��BlMOCQD}�v��s0�P<PS+Tnj�eMOCQD}�S�
�TS�[MOCQD}0PASent Bytes/secSent Bytes/sec�P��V�aMOCQD}�v��s0�P<PS+Tnj�eMOCQD}�S�
�TS�[MOCQD}0Requests/secRequests/sec�c6e��Bl�v��s0Tree Connect CountTree Connect Count�vMR�v9j�r�v�#��}xe0Current Open File CountCurrent Open File Count
�vMR��_U�v�jHh�c6R�N�xxe0Current Pending RequestsCurrent Pending Requestsck(WI{�_1u:O
ghVU�t�v��Blxe�v0Avg. sec/RequestAvg. sec/Request �_:O
ghV�c6e0R��Bl���Y�0R�P�
\�a�v�V�a�pbk�@b�}wk�vs^GW�yxe0Read Requests/secRead Requests/sec
�c6e���S��Bl�v��s0Read Requests/sec (RDMA)Read Requests/sec (RDMA)�c6e RDMA ���S��Bl�v��s0Write Requests/secWrite Requests/sec
�c6e�[eQ��Bl�v��s0Write Requests/sec (RDMA)Write Requests/sec (RDMA)�c6e RDMA �[eQ��Bl�v��s0Flush Requests/secFlush Requests/sec
�c6e�cn��Bl�v��s0Read Bytes/secRead Bytes/sec�_�jHh���SMOCQD}�v��s0Read Bytes/sec (RDMA)Read Bytes/sec (RDMA)�N� RDMA �_�jHh���SMOCQD}�v��s0Write Bytes/secWrite Bytes/sec\MOCQD}�[eQ�jHh�v��s0Write Bytes/sec (RDMA)Write Bytes/sec (RDMA)�N� RDMA \MOCQD}�[eQ�jHh�v��s0Direct-Mapped PagesDirect-Mapped Pages�vMR�v�c
\�a�v�b�xe0PADirect-Mapped SectionsDirect-Mapped Sections�vMR�v�c
\�a�v@S�kxe0PAHyper-V VM Live MigrationHyper-V VM Live Migration[��d_jhVsSBf�yI��vHe���xehV0Transfer Pass: NumberTransfer Pass: NumberMemory transfer pass numberTransfer Pass: Is blackoutTransfer Pass: Is blackout-Memory transfer pass blackout phase indicatorTransfer pass: Dirty Page CountTransfer pass: Dirty Page Count%Memory transfer pass dirty page countTransfer pass: CPU CapTransfer pass: CPU CapMemory transfer pass cpu capMemory Walker: Maximum ThreadsMemory Walker: Maximum ThreadsMemory walker maximum threadsMemory Walker: Bytes Read/secMemory Walker: Bytes Read/sec$Memory walker memory read per second&Memory Walker: Uncompressed Bytes Sent&Memory Walker: Uncompressed Bytes Sent%Memory walker uncompressed bytes send*Memory Walker: Uncompressed Bytes Sent/sec*Memory Walker: Uncompressed Bytes Sent/sec0Memory walker uncompressed bytes sent per second)Memory Walker: Bytes Sent for Compression)Memory Walker: Bytes Sent for Compression(Memory walker bytes sent for compression-Memory Walker: Bytes Sent for Compression/sec-Memory Walker: Bytes Sent for Compression/sec3Memory walker bytes sent for compression per second!SMB Transport: Pending Send Count!SMB Transport: Pending Send Count"SMB transport's pending send countPA!SMB Transport: Pending Send Bytes!SMB Transport: Pending Send Bytes"SMB transport's pending send bytesSMB Transport: Bytes SentSMB Transport: Bytes SentSMB transport's bytes sentSMB Transport: Bytes Sent/secSMB Transport: Bytes Sent/sec%SMB transport's bytes sent per second"Compressor: Bytes to be Compressed"Compressor: Bytes to be Compressed0Bytes to be compressed by the compressor threadsPA!Compressor: Compressed Bytes Sent!Compressor: Compressed Bytes SentCompressed bytes sent%Compressor: Compressed Bytes Sent/sec%Compressor: Compressed Bytes Sent/sec Compressed bytes sent per secondCompressor: Maximum ThreadsCompressor: Maximum ThreadsMaximum compressor threadsCompressor: Enabled ThreadsCompressor: Enabled ThreadsEnabled compressor threadsPA!TCP Transport: Total buffer count!TCP Transport: Total buffer count TCP transport total buffer count!TCP Transport: Pending Send Count!TCP Transport: Pending Send Count TCP transport pending send count!TCP Transport: Bytes Pending Send!TCP Transport: Bytes Pending Send TCP transport bytes pending sendTCP Transport: Bytes Sent/secTCP Transport: Bytes Sent/sec&Bytes sent by TCP transport per second*TCP Transport: Posted Receive Buffer Count*TCP Transport: Posted Receive Buffer Count)TCP transport posted receive buffer count'TCP Transport: Bytes Pending Processing'TCP Transport: Bytes Pending Processing3TCP transport bytes received and pending processing!TCP Transport: Bytes Received/sec!TCP Transport: Bytes Received/sec*Bytes received by TCP transport per secondReceiver: Bytes Written/secReceiver: Bytes Written/sec"Guest RAM Bytes written per secondReceiver: Bytes Pending WriteReceiver: Bytes Pending WriteGuest RAM bytes pending write)Receiver: Uncompressed Bytes Received/sec)Receiver: Uncompressed Bytes Received/sec&Uncompressed bytes received per second)Receiver: Maximum Threadpool Thread Count)Receiver: Maximum Threadpool Thread Count*Maximum thread count in receive threadpool'Receiver: Compressed Bytes Received/sec'Receiver: Compressed Bytes Received/sec$Compressed bytes received per secondPA%Receiver: Bytes Pending Decompression%Receiver: Bytes Pending Decompression$Received bytes pending decompression Receiver: Decompressed Bytes/sec Receiver: Decompressed Bytes/sec#Bytes post decompression per secondPA�4VS_VERSION_INFO��
aJ
aJ?�StringFileInfo�040404B0LCompanyNameMicrosoft Corporation>FileDescription[��d_jhV�]\O�U�t�^h$FileVersion10.0.19041.1 (WinBuild.160101.0800)^InternalNameVirtual Machine Worker Process�.LegalCopyright� Microsoft Corporation. All rights reserved.B
OriginalFilenamevmwp.exe.muij%ProductNameMicrosoft� Windows� Operating System>
ProductVersion10.0.19041.1DVarFileInfo$Translation�PADDINGXXPADDINGPADDINGXXPADDINGPADDINGXXPADDING